当前位置：
首页 资源下载
搜索资源 - verilog multiplier
搜索资源列表
-
0下载：
常见的乘法器Verilog源代码及仿真结果-Common multiplier Verilog source code and simulation results
-
-
0下载：
We present elliptic curve cryptography (ECC) coprocessor,
which is dual-field processor with projective
coordinator. We have implemented architecture for scalar
multiplication, which is key operation in elliptic curve
cryptography. Our coproc
-
-
0下载：
the document used to describe the verilog codes design floating point multiplier in coms design
-
-
0下载：
采用verilog RTL级语言，实现了有符号的16位乘17位的乘法器。特点是：采用流水的结构，可以在一个周期内处理完数据。通过QuartusII和Modulesim的功能仿真和时序仿真，并得到正确结果。-Realize the signs of 16 of the 17 patients take on time-multiplier. Features are: the structure of water, can be in a cycle processes the data. Thr
-
-
0下载：
乘法器:4bit*4bit,兩個輸入,一個輸出,這個是verilog程式,名字是Multiplier4X4,功能是乘法。-Multiplier: 4-bit* 4bit, two inputs, one input, this is a verilog program name Multiplier4X4, function is multiplication.
-
-
0下载：
multiplier in hdl, this is a very good pdf.this is Implementation of 4 bit array multiplier
using Verilog HDL and its testing on the
Spartan 2 FPGA.
-
-
0下载：
booth multiplier in verilog
-
-
0下载：
mux 乘法器 verilog ise xilinx-the mux multiplier Verilog ise xilinx
-
-
1下载：
用verilog实现对三个16位数进行相加乘法器-Three 16-digit sum of the multiplier Verilog
-
-
0下载：
verilog语言实现的16*16乘法器-verilog language 16* 16 multiplier
-
-
0下载：
16*16位的有符号乘法器的verilog语言-16 x 16 signed multiplier verilog language
-
-
0下载：
verilog语言编写的一个乘法器程序，是16位相乘！已通过仿真，用Quartus II 9.1 编写-a multiplier verilog language program, is 16 multiplied by! Through simulation, the Quartus II 9.1 to write
-
-
1下载：
本文设计了一种可以实现16位有符号/无符号二进制数乘法的乘法器。该乘法器采用了补码一位乘（Booth算法), 简化了部分积的数目, 减少了某些加法运算,从而提高了运算速度。该乘法器利用Verilog代码实现，通过Modelsim软件对相应的波形进行仿真验证，并通过QuartusII软件对源码进行编译综合。-This paper designed a 16 signed/unsigned binary number multiplication of the multiplier can be a
-
-
0下载：
以Verilog所撰寫的Booth’s Algorithm Multiplier，可加到NiosII CPU之上，完成一道NiosII CPU的新指令。-Written by Verilog Booth,' s Algorithm Multiplier can be added to the above NiosII CPU to complete a the Nios II CPU command.
-
-
0下载：
以Verilog撰寫而成的Booth’s Algorithm Multiplier，並以Pipeline方式實現。-Written in the Verilog Booth' s Algorithm Multiplier, and the Pipeline way.
-
-
0下载：
this implementation of booth multiplier.
by this we can implement booth mul in vhdl.
we can also implement in verilog.-this is implementation of booth multiplier.
by this we can implement booth mul in vhdl.
we can also implement in verilog.
-
-
0下载：
verilog 写的工程，是个基于流水线的乘法器-verilog write the works, is based on a pipelined multiplier
-
-
0下载：
基于FPGA中OFDM中的帧检测，由于采用简化算法，采用较少的复数乘法器，易于硬件实现，且节省资源，采用verilog实现.-Frame detection based on FPGA for OFDM, a simplified algorithm, using less complex multiplier, easily implemented in hardware, and save resources, the SNR performance is slightly lower th
-
-
0下载：
乘法器，verilog语言实现，16位*16位，位数可调，改动相应程序即可。-Multiplier, verilog language to achieve, 16* 16 digit adjustable changes corresponding program can.
-
-
0下载：
这里面包含了从易到难的6个很经典的verilog例子，有序列检测器，3位乘法器，数字报表等-It contains from easy to difficult six very classic verilog example, a sequence detector, three multiplier, digital statements, and so on
-
